ABSTRACT
INTRODUCTION
The performance of the circuit can be enhanced by scaling MOSFETs to smaller dimension, which also reduces the space complexity. The dimension normally refers to the channel length of the transistor. The key process that defines the minimum dimension in a technology, eventually led to channel length below 1 urn, referred to submicron era. After this we had gone another scaling limit and will below .35um barrier, referred to Deep submicron (DSM) era. Scaling continued its relentless pace and then we entered a new era, where the minimum features of MOSFETs are being shifted to dimension below Deep submicron, so called Ultra Deep Submicron (UDSM) technology. The important challenges in this generation of IC designing is the increase in power dissipation in the circuit which reduces the battery -power, it also effect the reliability of the circuit due to interconnect aging process and accelerated device.
[I] The major advantage of power analysis is the battery life of equipment is directly related to power dissipation. Delay analysis also has importance in synthesis of VLSI design. Integrated circuit designer have constantly sought accurate and effect delay evaluation technique that will variety of option and better utilize the design space [2] . There are different secondary effects like body bias effect, channel length modulation effect, velocity saturation effect, drain induced barrier lowering (DIBL) etc which will modify power and delay models [3] . The most popular delay model in DSM range is described I nth power law [4] . , Where velocity saturation is main consideration. This paper represents simulation of CMOS inverter by considering MOSFET's channel length 45nm technology for UDSM range. The result shows how the leakage power, average power and delay depend on different design parameter for DSM and UDSM technology. This paper organized in such a way that, after the description of UDSM technology MOSFET in section I, section II and section III contain brief description of delay and power modelling of CMOS Inverter. Simulation results and analysis are mentioned in section IV; section V includes summary and conclusion. 
DELAY EXPRESSION FOR CMOS CIRCUIT
Using nth power law [4] , the delay model of CMOS inverter can be derived. This equation implies for both fast input case and slow input case. The critical transition time to for input (1) Where Vv = V INV/ V DD and V v = V TO/ V DD. Then the delay t d, the delay from 0.5 V DD of input to 0.5 V DD of output and the effective transition time tout can be expressed as follows tout can be used as for next logic gate.
(t o ≤ t TO ; for faster input)
(t t for slower input)
Where n = velocity saturation index, Co is an output capacitance and
POWER DISSIPATION IN CMOS INVERTER
The average power over the interval is
Where E is the energy consumed over some time interval T is the integral of instaneous power
P (t) is the instantaneous power drawn from power supply is proportional to supply current i(t) is supply voltage V DD P(t) = i(t)V ୈୈ
In CMOS inverter circuit, three types of power dissipation occur.
A. Leakage power dissipation
When static current flows from V DD to ground node, without degrading inputs are called leakage power and the main components of leakage power in the OFF state at band to band tunneling, sub-threshold leakage (I sub ), gate induced drain leakage, gate tunneling leakage.
B. Short circuit power
From α-power law [6], the short circuit power dissipation model is
Where V T = V TH/ V DD
C. Dynamic power dissipation
Where α is switching activity factor of gate.
SIMULATION RESULT AND DISCUSSION
Simulation is performed in Cadence tool using Virtuoso analog design environment (ADE), for 45nm technology. This paper emphasize on delay, leakage power and average of CMOS inverter for 45nm technology. Simulation results are obtained from technology by taking input signal pulse having rise time (t r ) = lns, initial delay (t d ) = 0ns, pulse width= 10ns, time period= 20ns, wp = win = 2wn with this consideration, we compare our result by varying supply voltage for 45nm CMOS inverter thus it can be observed that the delay time decreases with increase in width of PMOS in 45nm technology. The table drawn below, shows how the average power, delay and leakage power changes, with the variation in supply voltages, in both 45nm technology CMOS inverter.
From, the table 1 it can be observed that the delay time decreases with the increase in supply voltage and as the delay decreases. In case of average power and leakage power as the supply voltage increases, then the average power and leakage power increases. As the technology shrinks, the leakage power increases and average power decreases The table drawn below, shows how the average power, delay and leakage power changes, with the variation in supply voltages, in 45nm technology CMOS inverter. 
CONCLUSION
This paper includes UDSM technology in terms of delay, leakage power and average power using CMOS inverter and analyzes how load capacitance, width of transistor and supply voltage effect on average power and delay in 45nm technology. It has been noticed from simulation result that, in 45nm technology, the average power and delay reduces. So, it has been observed that when the channel length less than or equal to 10nm then output waveform are not appeared because the channel length in this range size is below atomic width, which puts the limitation in nano range.
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